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Abstract— This paper presents a fully integrated, self-starting 
shock-optimized Synchronous Electric Charge Extraction (SECE) 
interface for piezoelectric harvesters (PEHs). After introducing a 
model of the electromechanical system under shocks, we prove 
that the SECE is the most appropriate electrical interface to 
maximize the harvested energy from our PEH. The proposed 
interface is then presented, both at system- and transistor-levels. 
Thanks to a dedicated sequencing, its quiescent current is as low 
as 30nA. This makes the proposed interface efficient even under 
time-spaced shocks occurring at sporadic and unpredictable rates. 
The circuit is for instance able to maintain its self-powered 
operation while harvesting very small shocks of 𝟖𝝁𝑱 happening 
every 100 seconds. Our chip was fabricated in CMOS 40nm 
technology, and occupies a 0.55mm2 core area. The measured 
maximum electrical efficiency under shocks reaches 91%. Under 
shocks, the harvested energy by the proposed shock-optimized 
SECE interface is 4.2 times higher than using a standard energy 
harvesting circuit, leading to the best shock FoM among prior art. 
 
Keywords—Energy harvesting, Integrated circuit, 
Piezoelectricity, Shocks, Nonlinear interface, Multiphysics 
modelling, Synchronous electric charge extraction. 
I. INTRODUCTION 
N the last two decades, energy harvesting has been widely 
investigated as a potential alternative or complement to 
batteries in order to power sensor nodes. Indeed, in many 
applications, the use of battery is not the most appropriate 
choice due to size and thermic constraints [1], or when their 
replacement is either costly or hazardous [2]. Energy harvesting 
consists in scavenging the available energy in the environment 
and to turn it into storable usable electrical energy. Ambient 
energy can take many forms: solar [3], thermal [4], chemical 
[5], and mechanical [6]. In closed confined environments, 
where there are low thermal gradients nor solar radiations, 
mechanical vibrations may be the most important energetic 
source. Indeed, vibrations harvesters energy densities under real 
conditions usually go from 4 to 800𝜇𝑊. 𝑐𝑚,- [7]. 
 In order to convert mechanical energy into an electrical form, 
three main transduction mechanisms have been investigated in 
the literature: electrostatic, electrodynamic, and piezoelectricity 
[8]. Among those, piezoelectric energy harvesters (PEH) 
combine relatively high power density [9] while being scalable 
for sub-cm scale PEH [10].  
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 Under any excitation, PEHs produce AC voltage that cannot 
be directly stored in a capacitance or delivered to a sensor node. 
Hence, the main aim of the electrical interface is to rectify this 
AC voltage. The first interface that has been proposed in prior 
art is the Standard Energy Harvesting (SEH) interface. It 
consists in a full bridge rectifying the piezoelectric voltage and 
directly connected to a storage capacitance. This interface is not 
optimal as it only extracts a small part of the energy stored in 
the harvester [11]. 
 In order to increase the harvested energy under periodic 
excitations, non-linear interfaces such as Synchronous 
Electrical Charge Extraction (SECE) [12], Energy Investing 
[13], or Synchronized Switch Harvesting on Inductor (SSHI), 
also called Bias-flip by the integrated circuit community [14] 
have been developed. However, in most of today’s applications, 
vibrations are not periodic and mechanical stimuli occur at 
unpredictable rates [15]. SSHI interfaces naturally seemed to be 
the most appropriate candidate for harvesting shocks as they 
exhibit outstanding performances under periodic excitations 
[16]. However, the SSHI strategy presents inherent weaknesses 
while harvesting shocks, since SSHI strategy efficiency is 
highly dependent on the voltage across the storage element, and 
thus requires an impedance matching block [17]. This 
impedance matching is challenging, due to the sporadic nature 
of shocks (variable amplitude), making them quite 
unpredictable.  
 In this paper, we propose an electrical interface based on the 
SECE strategy which has been optimized to harvest shocks 
vibrations. First, we develop the model of the 
electromechanical harvester, based on an energy balance 
modelling. By numerical simulations, we then use this model to 
compare different electrical interfaces efficiencies, i.e. SEH, 
SSHI and SECE interfaces. From these simulations, we 
conclude that the most appropriate strategy is, using our 
selected PEH, the SECE. After detailing the SECE strategy, we 
propose a theoretical model of its efficiency under shocks, 
which accurately predicts the electrical harvested energy from 
the harvester. Finally, we present our self-starting, battery-less, 
integrated energy harvesting interface based on the SECE 
strategy which has been optimized to work under shock 
stimulus, both at system and transistor level. Due to the 
sporadic nature of mechanical shocks which implies long 
periods of inactivity and energy harvesting periods, the 
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interface’s average consumption is optimized by minimizing 
the quiescent power between two shocks. A dedicated energy 
saving sequencing has thus been designed, reducing the static 
current. Our SECE-based circuit features shock and periodic 
vibrations harvesting capabilities. It has been experimentally 
validated and compared to previously reported interfaces. 
II. MODELLING OF THE HARVESTER UNDER PULSED 
EXCITATION 
A. Piezoelectric harvester modelling 
A piezoelectric energy harvester (PEH) is constituted of a 
piezoelectric ceramic bonded on a mechanical resonator, as 
shown in Fig.1.a. Under an external vibration, the resonator 
starts oscillating, applying a strain on the piezoelectric material. 
Due to the direct piezoelectric effect, electric charges are 
generated in the material. Then, those charges can be collected 
thanks to the electrical interface. If we assume linearity of both 
the mechanical oscillator and the piezoelectric material, such 
linear harvester can be modeled by (1) [18]. 
 𝑀𝑥 + 𝐷𝑥 + 𝐾34𝑥 + 𝛼𝑣7 = 𝐹𝑖7 = 	𝛼𝑥 − 𝐶7𝑣7   (1) 
 Where 𝐹, 𝑥, 𝑖7 and 𝑣7 stand for the input vibrational force, 
the displacement of the tip mass, the current extracted in the 
interface circuit, and the voltage across the electrodes of the 
piezoelectric material, respectively. 𝑀, 𝐷, 𝐾34, 𝐶7	and 𝛼 stand 
for the equivalent dynamic mass of the system, its mechanical 
damping, its short-circuit stiffness, the piezoelectric material 
clamped capacitance, and the piezoelectric coefficient (force 
factor). The model (1) is relatively accurate as long as the 
mechanical oscillator linearity hypothesis is respected, and the 
excitation’s frequency remains close to the short-circuit 
resonant frequency of the oscillator [18]. Furthermore, this 
model assumes that the higher mechanical mode will not be 
excited and will not contribute much to the mechanical 
displacement. 
 In order to model such systems under pulsed regime, we will 
consider that every shock can be associated with a certain 
potential energy quantity 𝐸?@ transferred instantaneously to the 
mechanical oscillator. Fig.1.b shows a standard piezoelectric 
harvester and its associated electrical model.  
 
Fig.1.  a) Piezoelectric harvester representation and b) its associated electrical 
model 
 Throughout this paper, simulation results and experimental 
results are derived based on a MIDE piezoelectric generator 
(PPA1011) whose characteristics have been determined thanks 
to an impedance analyzer. Those characteristics are 
summarized in Table I. Two normalized parameters commonly 
used in the literature [18,19] are introduced: 
• The squared electromechanical coupling coefficient, 𝑘BC = 𝛼C𝐾34,D𝐶7,D. 
• The mechanical quality factor of the harvester, 𝑄B =𝑀𝐾34/𝐷. 
TABLE I 
PIEZOELECTRIC HARVESTER CHARACTERISTICS 
 
B. Energy balance considerations
 
 
Fig.2.  Energy balance modelling of the electromechanical system 
 
 The energy flow associated with a standard piezoelectric 
harvester is shown in Fig.2. 𝐸BG4H, 𝐸GJG4KLM3KNK, 𝐸?@KGLON4G,	and 𝐸3KMLGP are the potential energies contained in the mechanical 
resonator, the piezoelectric material, the electrical interface and 
the storage element, respectively. 𝐸PNB7, 𝐸P?GJ, 𝐸4M@P, and 𝐸JGNQNRG are the energy losses due to mechanical friction, 
dielectric losses, resistive electrical paths, and storage leakage, 
respectively. We assume in the following that the dielectric 
["]
Piezoelectric material
Cantilever beam of stiffness $%&
Tip mass
Support
Mechanical system Piezoelectric material
Electric 
interface Neutral axis
'()
*+
1/$.&"/ 1/0
Electromechanical coupling
Electric 
interface1
2
Shock
a.
b.
PEH 
characteristics ! "#$ % & '( )*+ ,*
Values 5.67 1275 29.3 6.35678 43 0.8% 92
Units = >.?6@ =. A6@ >. B6@ CD − −
Mechanical resonator Piezoelectric material
Mechanical losses
Shock
energy
Converted
energy
!"#$%̇'( !#$	*$	'(12-./	%01
Electrical
energy234/5 2464/789.7:7
2;:3$
Electrical losses
Electrical interface2464/
Harvested
energy
!#;/	*$'(
Storage capacitance
Vibrational
environment
Dielectric losses
2;<46 2/9=;
2.7984;
264:>:?4
2<=748@:/4
Leakages
2<=
losses 𝐸P?GJ inside the piezoelectric material are negligible 
compared to the mechanical and electrical ones. The electrical 
losses in the interface circuit 𝐸4M@P are circuit and topology 
dependent. In order to evaluate the interface potentials without 
any electronic-dependent efficiency considerations, we define 𝐸GJG4 as the extracted energy from the piezoelectric material, 
before it goes through the electrical interface. 
 Multiplying (1) by the derivative of the displacement, 𝑥, 
and integrating it between 𝑡T (time associated with a shock 
occurrence) and 𝑡, yields the energy balance equation of the 
electromechanical system given by (2). 
 𝐸BG4H + 𝐸GJG4KLM3KNK + 𝐸GJG4 + 𝐸PNB7 = 𝐸?@ (2) 
 Expressions of those energies are given by system (3). 
 
𝐸Q?@ = DC𝑀		𝑥C 𝑡𝐸7MK = DC𝐾34	𝑥C 𝑡𝐸BG4H = 𝐸Q?@ + 𝐸7MKG@K?NJ𝐸PNB7 = 𝐷 𝑥C 𝑡 	𝑑𝑡KKV𝐸GJG4KLM3KNK = 1/2	𝐶7	𝑣7C(𝑡)𝐸GJG4 = 𝑣7 𝑡 𝑖7 𝑡 	𝑑𝑡KKV
  
(3) 
 Where 𝐸Q?@ and 𝐸7MK represent the kinetic energy and 
potential energies in the mechanical resonator, respectively. 
Obviously, the goal of the harvesting interface is to maximize 
the harvested energy. This is done by: 
• Finding the best harvesting strategy to maximize the 
extracted electrical energy 𝐸GJG4. Contrarily to the 
periodic case, the extracted electrical energy should 
always be maximized and not be equal to 𝐸PNB7. 
Thus, we should maximize the mechanical-to-
electrical energy conversion, associated with 𝜂GJG4KLMBG4H: 
 𝜂GJG4KLMBG4H = 𝐸GJG4𝐸?@  (4) 
• Minimizing the losses in the electronic interface. This 
will be done by choosing an adapted circuit topology 
and control circuit sequencing, as extensively explain 
in Section IV. Thus, we should maximize as well the 
electrical-to-electrical energy conversion, associated 
with 𝜂GJG4. 
 𝜂GJG4 = 𝐸3KMLGP𝐸GJG4  (5) 
C. Nonlinear electrical interfaces under shocks 
In order to harvest energy from piezoelectric harvesters, three 
main families of interface have been developed in prior art [20].  
 Standard Energy Harvesting (SEH) interfaces consist in 
directly connecting a rectifier followed by a storage element to 
the piezoelectric element. This interface does not require any 
control circuit nor active component. However, the harvested 
power with SEH interface is limited, as it only allows to convert 
a small part of the mechanical energy into electrical energy. 
Furthermore, its efficiency is highly dependent on the voltage 
across the storage element [21]. 
 Synchronized Switched Harvesting on Inductor (SSHI) 
interfaces, also called bias-flip by the integrated circuit 
community, have been developed in order to enhance the 
harvested energy from piezoelectric harvesters. By inversing 
the voltage polarity in the piezoelectric element at the right 
instants thanks to an inductive switch, it is able to minimize the 
time where the energy is not extracted, and to maximize the 
accumulated charges in the material. This strategy has been 
widely investigated in prior art for maximizing the harvested 
energy from periodic excitations [22]. However, its efficiency 
is also very dependent on the voltage across the storage element 
[14]. 
 Synchronous Electric Charges Extraction (SECE) interfaces 
consist as well in connecting an inductance to the piezoelectric 
material when the mechanical displacement reaches an 
extremum. However, contrary to SSHI interfaces, all the 
charges extracted from the piezoelectric material are not 
reinjected in the harvester, but directly stored in a storage 
element. This strategy is, under period excitations, theoretically 
up to four times more efficient than SEH [11]. Its main 
advantage is that its efficiency is independent on the voltage 
across the storage element.  
 Each interface has been simulated associated with the linear 
electromechanical model given by (1) implemented on 
Matlab@Simulink. The DC voltage across the storage element 𝑣P4 has been fixed to 2.5𝑉 which is a standard voltage to supply 
sensor nodes, while the shock energy 𝐸?@ has been fixed to 
57𝜇𝐽. The model parameters correspond to the piezoelectric 
harvester used in the experimental part of this paper and have 
been previously given in Table I. The different energies 
introduced by (3) have been computed and are shown as a 
function of the time starting from the shock occurrence at 𝑡T =0. The electrostatic energy 𝐸GJG4KLM3KNK, which appears to be 
really small compared to other energy forms, has not been 
represented in the results shown in Fig.3-5. Indeed, 𝐸?@KGLON4G, 
which corresponds to the cumulative sum of all the previous 
electrostatic energy extremum in the case of the SECE, 
becomes quickly more important than 𝐸GJG4KLM3KNK after a few 
vibrations periods. 
 As shown in Fig.3, the efficiency of the SEH interface is 
limited: most of the shock energy is dissipated as heat due to 
mechanical friction. The harvested energy can be improved 
using SSHI, as shown in Fig.4, which drastically reduces the 
losses due to mechanical friction. This is mainly due to the 
SSHI circuit effect, which rapidly converts the mechanical 
energy into electrical energy and damps the mechanical 
displacement, leading to low mechanical losses. SSHI interface 
efficiency depends on the voltage across the storage element. If 
this voltage is too low, almost no energy is harvested every 
semi-period of vibration. In another hand, SSHI efficiency 
could be even higher if the voltage across the storage element 
were more important. However, to realize such impedance 
matching under pulsed operation, we would have to know the 
shock energy at the instant the shock happens. Furthermore, the 
voltage across the storage element, should be ideally variable 
with time in order to maximize the energy extraction, which 
seems hardly realizable. It can be also noted that SSHI 
interfaces introduce important electrical losses that are linked 
with the charge inversion quality factor. Those losses can be 
limited with a precise and thorough circuit design [14], however 
it requires particular attention and constitute an additional 
design constraint. Finally, the SECE interface performances are 
shown in Fig.5. SECE interface greatly improves the harvested 
energy compared to SEH, and is even slightly more efficient 
than the SSHI interface. It may be noted that Fig.3-5 are only 
valid for the specific shock energy 𝐸?@ = 57𝜇𝐽. If this shock 
energy were more important, the SEH and SSHI harvesting 
periods would be longer. In another hand, if the shock energy 
were lower, the SEH and SSHI harvesting periods would be 
shorter. 
 
Fig.3.  Normalized energies repartition with SEH interface 
 
Fig.4.  Normalized energies repartition with SSHI interface 
 
Fig.5.  Normalized energies repartition with SECE interface
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Fig.6.  Simulated strategies efficiency as a function of the voltage across the 
storage element 
Furthermore, as shown on Fig.6, making SSHI and SEH 
interfaces efficient usually requires the use of a DC/DC 
converter realizing an impedance matching. Because of the 
unpredictable and sporadic nature of mechanical shocks, and 
since the optimal value of the DC voltage across the storage 
element depends on the shock amplitude, realizing this 
impedance matching is a hard task. The fact that SECE 
efficiency does not depend on the voltage level across the 
piezoelectric generator, and hence does not require impedance 
matching, seems promising in the case of shocks. Furthermore, 
new nodes technologies tend to lower the required voltage to 
power the sensors, which makes the SSHI interface even less 
efficient. For all those reasons, we chose to focus on the SECE 
interface. 
III. SHOCK-OPTIMIZED SECE MODELLING 
A. Reminder of SECE strategy 
 The SECE strategy has been widely investigated as one of 
the major piezoelectric energy harvesting strategy [11,18]. In 
previous art, it has been implemented various times using 
discrete components [18,23] or with a dedicated ASIC [24,25]. 
Here, we will remind the operation principle of the SECE 
strategy, and analyze its electromechanical efficiency when 
associated with shocks excitations. Fig.7 shows the 
displacement and piezoelectric voltage waveforms while 
harvesting the energy using SECE strategy. 
 
Fig.7.  Waveforms associated with the SECE interface 
 The SECE strategy is a two-phase harvesting process: during 
most of the semi-period of vibration, the piezoelectric material 
is in open-circuit configuration. All the charges generated 
thanks to the direct piezoelectric effect are stored in its clamped 
piezoelectric capacitance 𝐶7. When the voltage reaches an 
extremum (corresponding as well to a mechanical displacement 
extremum), the stored energy in the piezoelectric material is 
hence maximal. At this particular moment, the energy is quickly 
extracted from the material. This is usually done by connecting 
an inductor to the piezoelectric material. Indeed, this forms a 
LC tank which starts resonating at a frequency way more 
important than the vibration’s one. When there is no more 
electrostatic energy in the piezoelectric material (𝑣7 = 0), a 
new open-circuit phase starts. The electrical energy stored in 
the inductor is then transferred to the storage element. This 
energy, extracted from the piezoelectric material every semi-
period of vibration, can be expressed by (6): 
 𝐸GJG4 = 12 𝐶7𝑉BC (6) 
 With 𝑉B being the voltage across the piezoelectric material 
when the energy starts being extracted.  
B. Analysis of the SECE under shocks 
 In order to predict the efficiency of a harvester coupled with 
a non-linear interface, numerical methodologies have already 
been developed, as extensively detailed in [26]. In this part, we 
will propose for the first time an analytical model which 
predicts the efficiency under shocks of the SECE strategy with 
any piezoelectric harvester. This model is based on the 
discretization of the previously given energy balance equation 
(2). In order to simplify the calculations, we will consider that 
all the energy contained in the shock happening at 𝑡T = 0 is 
stored in a very quick time in the stiffness of the mechanical 
resonator. This assumption is true as long as the mechanical 
losses between the shock occurrence and the first displacement 
extremum remain small. In that case, the energy contained in 
the shock can be expressed as: 
 𝐸?@ = 12𝐾34𝑋BTC (7) 
 Where 𝑋BT is the first displacement extremum of the tip 
mass after the shock. In order to solve (2), we assume that the 
quality factor of the resonator is much higher than 1. This is 
usually the case for commercial cantilever-based harvesters, 
whose 𝑄B are usually in the 20 − 100 range. This means that 
even though the piezoelectric voltage is nonlinear, thanks to the 
filtering effect of the resonator, only the first harmonic of the 
voltage has a non-negligible impact on the harvester dynamics. 
We will consider as well that the displacement amplitude 
remains constant on every semi-period of vibration as 
expressed by (8).  
 𝑥(𝑡) = 𝑋B? cos 𝜔D𝑡 , ∀𝑡 ∈ [𝑖	𝜋𝜔D , 𝑖 + 1 	𝜋𝜔D ]	 (8) 
 Where 𝜔D is the angular open-circuit resonant frequency of 
the harvester, given by 𝑘BC + 1 𝐾34𝑀,D, 𝑋B? is the 
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6 
amplitude of the displacement during the 𝑖KH semi-period of 
vibration (𝑖 ∈ ℕ). On any semi period of vibration, as shown in 
Fig. 7, the harvester works in open circuit, thus there is no 
piezoelectric current 𝑖7 flowing out of the piezoelectric 
material. From 𝑖7 = 0	, (1) and (6), 𝐸GJG4? can be expressed as 
(9). 
 
𝐸GJG4k = 𝐶72 −𝜔D 𝛼𝑋B?𝐶7 sin 𝜔D𝑡 𝑑𝑡?nD 	opq?opq
C
= 2𝛼C𝑋BkC𝐶7  
(9) 
 From (7) and (9), with 𝑡 = opV and 𝑖 = 0, and considering that 
the kinetic energy is null because all the mechanical energy is 
stored in the resonator’s stiffness, we can evaluate the elastic 
potential energy in the system after a semi-period of vibration, 
given by 𝐸7MKq: 
 𝐸7MKq = 𝐸?@ − 𝐷𝜋𝜔D2 𝑋BVC − 2𝛼C𝐶7 𝑋BVC 	 (10) 
 ropqC 𝑋BVC  modelling the energy losses due to mechanical 
damping 𝐸PNB7 between the first and second displacement 
extrema. We can thus inject (7) in (10), and find 𝐸7MKq: 
 𝐸7MKq = 𝐸?@ 1 − 𝐷𝜋𝜔D𝐾34 − 4𝛼C𝐾34𝐶7  (11) 
 Considering that the remaining potential energy in the 
mechanical system is 𝐸7MKq, applying again the energy balance 
to the system yields (12). 
 𝐸7MKq = 𝐸7MKs + 𝐷𝜋𝜔D2 𝑋BqC + 2𝛼C𝐶7 𝑋BqC 	 (12) 
 We eventually find the recurrence expression of the potential 
energy 𝐸7MK?nD after (𝑖 + 1) semi period of vibration as a 
function of 𝐸7MK?, mechanical potential energy after 𝑖 semi-
period of vibration. 
 𝐸7MK?nD = 𝐸7MK? 1 − 𝐷𝜋𝜔D𝐾34 − 4𝛼C𝐾34𝐶7  (13) 
 Thus, (13) confirms that the mechanical energy in the system 
is decreasing, due to both the mechanical losses and the 
harvested energy. From (13), we can get the expression of 𝐸7MKk 
as a function of the initial energy in the system. 
 𝐸7MK? = 𝐸?@ 1 − 𝐷𝜋𝜔D𝐾34 − 4𝛼C𝐾34𝐶7 ? (14) 
 When the mechanical displacement reaches another 
extremum, all the mechanical energy is stored in the resonator’s 
stiffness, as expressed by (15). 
 𝐸7MK? = 12𝐾34𝑋B?C (15) 
 From (14) and (15), we can find the mechanical displacement 
amplitude of the 𝑖KH displacement extrema (16). 
 𝑋B? = 2𝐸?@𝐾34 1 − 𝐷𝜋𝜔D𝐾34 − 4𝛼C𝐾34𝐶7 ? (16) 
 Combining (6), (9) and (16), the expression of the 𝑖KH voltage 
extrema can also be determined, as shown by (17). 
 𝑣B? = 2𝛼𝐶7 2𝐸?@𝐾34 1 − 𝐷𝜋𝜔D𝐾34 − 4𝛼C𝐾34𝐶7 ? (17) 
 From (9) and (16), the harvested energy during a single semi-
period of vibration can be expressed by (18). 
 𝐸GJG4k = 4𝛼C𝐶7𝐾34 𝐸7MK?	 (18) 
 Combining (14) and (18) and summing the result, we can get 
the total energy harvested by the SECE interface. 
 𝐸GJG4 = 4𝛼C𝐶7𝐾34 𝐸?@ 1 − 𝐷𝜋𝜔D𝐾34 − 4𝛼C𝐾34𝐶7 ?nt?uT  (19) 
 Thus, applying geometrical series sum rules, we can get the 
expression of the harvested energy given by (20). 
 𝐸GJG4 = 4𝐸?@𝛼C𝐶7𝐾34 𝐷𝜋𝜔D𝐾34 + 4𝛼C𝐶7𝐾34 	 (20) 
 Considering the normalized electromechanical variables 𝑘BC  
and 𝑄B, we can get an efficiency expression of the SECE 
interface. 
 𝜂GJG4KLMBG4H = 𝐸GJG4𝐸?@ = 1𝜋 1 + 𝑘BC4𝑘BC 𝑄B + 1	 (21) 
 The obtained expression is quite simple. 𝜂GJG4KLMBG4H does 
not depend on the voltage across the storage element nor on the 
shock amplitude, which is coherent with the supposed 
robustness of the SECE strategy. For our harvester (Table I), 
we have 𝑄B = 92 and 𝑘BC = 0.8%, leading to a theoretical 
electromechanical efficiency of 48.2%, which is in agreement 
with the numerical simulation (48%) shown in Fig.5. 
 
Fig.8.  Electrical energy, piezoelectric voltage amplitude, and cumulative 
harvested energy during a single shock with 𝐸?@ = 22𝜇𝐽 
 Thanks to (17) and (18), we have been able to compute the 
voltage and harvested energy at each displacement extremum, 
as shown in Fig.8. When the piezoelectric voltage is below 
1.5V, we can observe from Fig.8 that the difference between 
the harvested energy and total energy is relatively small, around 
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7 
4% of the total energy. Thus, we choose not to use the SECE 
strategy when the piezoelectric voltage is below 1.5V in order 
not to waste energy in powering the different control blocks. 
That is the reason why the proposed system only starts if the 
piezoelectric voltage reaches 1.5V, as explained extensively in 
the next part. 
IV. ARCHITECTURE OF THE PROPOSED SHOCK-OPTIMIZED 
SECE 
 The proposed harvesting circuit can be observed in Fig.9. 
The circuit is composed of a negative voltage converter (NVC) 
rectifying the PEH output voltage, and a SECE power path 
controlled by a sequenced circuit.  
A. Cold start 
 The voltage supplying the whole interface circuit, VASIC, is 
stored in an external capacitance CASIC, which is connected to 
CSTORE thanks to a PMOS diode. If VASIC is below 1.5𝑉, the 
energy stored in CASIC is considered too low to ensure the 
control circuit self-operation. The harvested energy is then 
transferred from the piezoelectric harvester to CASIC thanks to a 
non-optimized path. This path is represented in Fig.9 as a NVC 
followed by the cold start block, and works exactly as a SEH 
interface. As soon as the voltage across CASIC reaches 1.5𝑉, the 
sequencing starts. This sequencing is divided in 4 phases 𝑇D −𝑇y, and is described extensively in the following. 
 
 
Fig.9.  Proposed Shock-optimized SECE circuit 
B. Sleeping mode, T1 
 A system-level view of our system can be observed on 
Fig.10, where only the harvester, the NVC and the power path 
are shown. At first, when there is no shock, or when the absolute 
voltage across the piezoelectric element is below 𝑉z{(1.5𝑉), 
the circuit is in sleeping mode, 𝑇D. In order to minimize the 
static consumption, all blocks except the Shock Detection (SD) 
block are turned off. 
 
Fig.10.  Proposed harvesting circuit during T1 
 When a shock happens, the voltage across the piezoelectric 
material starts increasing, as well as the rectified piezoelectric 
voltage VREC. Next, the SD checks if the electrical energy 
converted by the piezoelectric transducer is sufficiently high to 
be harvested (VREC> VASIC). By setting FlagShock, the SD enables 
the VASIC Detection which determines whether or not the cold 
start path should be activated. If VASIC is below 𝑉z{, we 
consider that the stored energy is insufficient to start the SECE 
operation, and the cold start path remains connected in order to 
keep charging CASIC. If this is not the case, the VASIC Detection 
sends the FlagStart signal which disables the cold start, turns on 
the Peak Detection block, and starts the maximum voltage 
detection phase T2, depicted in Fig.11. 
C. Maximum voltage detection phase, T2 
 
Fig.11.  Proposed harvesting circuit during T2 
 As soon as VREC reaches an extremum, as shown in Fig.7, the 
system enters its harvesting phase, T3, as shown in Fig.12. The 
Peak Detection is then turned off, while the Dual Mode 
Comparator (DMC) in its Zero Crossing Detection (ZCD) is 
enabled. VN1 is set high in order to close N1, which connects the 
inductance L with the piezoelectric capacitance 𝐶7. 
D. Harvesting phase, T3 
 
Fig.12.  Proposed harvesting circuit during T3 
 As the energy is transferred from the piezoelectric 
capacitance 𝐶7 to L, the voltage across the piezoelectric quickly 
decreases. When VREC goes below a voltage boundary called 
VTL=-14mV, meaning that all the energy has been transferred 
from 𝐶7 to L, the ZCD sends a signal, and is turned off. The 
DMC is shifted to its Reverse Current Detection (RCD), and N1 
is open while N2 and P2 are simultaneously closed. Thus, the 
inductance L is now connected to the storage capacitance 
CSTORE, as the circuit starts its storing and final phase T4. 
E. Storing phase, T4 
 
Fig.13.  Proposed harvesting circuit during T4 
 The current in the inductance L starts decreasing as the 
energy is transferred from L to CSTORE. When IL reaches 0𝐴, the 
Piezo. 
Harvester
VREC L
Peak
Detection
CSTORE
VSTORE
VP+
VP-
!"I$
Power path
Negative
Voltage 
Converter
Load)* VN1
Shock
Detection
V,-.
FlagShock
Bulk reg.
Bulk
reg.
VASIC
C-012FlagStart
LoadOK
RLOAD
Cold)*
Flag06-76
Event 
Based
Wake up  
Controller
Maximum 
Selection
V06)78 9:;< =max {9>?@AB,D<E, 9;>FG }L.EV-012
DMC
Energy
Monitoring 
for Sensor
IL
VN3
VHIVHJV$I
VHI
VP2
VHK
VMAX
P2
N2
N1
N3
Bulk reg.
SECE Control 
Circuit
Cold start
Gates 
Drivers
VASIC
Detection
FlagShock
FlagStart
L.L
L.E
PMOS
diode
Piezoelectric
harvester
CSTORE
L
NVC
N1N2
N3
P2!"#$̇(')
VREC
Piezoelectric
harvester
CSTORE
L
NVC
N1N2
N3
P2!"#$̇(')
VREC
Piezoelectric
harvester
CSTORE
L
N1N2
N3
P2!"#$̇(')
NVC
VREC
Piezoelectric
harvester
CSTORE
L
N1N2
N3
P2!"#$̇(')
NVC
VREC
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 
 
 
8 
RCD sends a flag to the system, indicating that the energy has 
been transferred successfully from the piezoelectric capacitance 
to the storage one. Ultimately, the circuit returns to its sleep 
mode T1, waiting for the next harvestable energy event. N3 acts 
as a freewheeling diode, and provides a path to dissipate the 
unavoidable remaining energy in L. 
F. Sequencing summary 
 The control circuit state machine and sequencing are shown 
in Fig.14 while the waveforms and chronograms associated 
with the proposed sequencing are shown in Fig.15. 
 
Fig.14.  State machine and sequencing of the proposed control circuit 
 
Fig.15.  Waveforms and chronograms of the proposed control circuit 
V. CIRCUIT IMPLEMENTATION 
 In this part we show and describe the building blocks of the 
shock-optimized SECE system. In the following, the threshold 
voltage of the transistors, noted VT, is equal to 0.45V. 
A. Shock and VASIC Detections 
 As explained extensively in the previous part, in order to 
transition from T1 to T2, both the voltage across the PEH and 
the voltage across CASIC should be important enough. In this 
perspective, a Shock Detection and a VASIC Detection blocks are 
sequentially used. Their transistor-level implementations are 
shown in Fig.16. The resistances R0, R1, R2, R3+R33, and R4, 
have been fixed to 2M𝛺, 2M𝛺, 8M𝛺, 22.4M𝛺, and 9.1M𝛺, 
respectively. 
 
Fig.16.  Shock Detection and VASIC Detection schematics 
 During T1, the only current drawn from CASIC, named I17, 
whose expression is given by (22).  
 ID = V − VD − VDR-- + R- + Ry 	 (22) 
 When VREC grows, the current I14 flowing through M14 is 
consequently increased. When I14 becomes equal to I17, the 
current mirror formed by M16 and M19 is balanced, and M16 
drain potential is high. This consequently sends a FlagSHOCK 
signal to the state machine (Fig.14). The condition for sending 
FlagSHOCK can be written as: 
 V > V + VDy − VD − ID R-- − RT  (23) 
 The threshold value of VREC respecting condition (23), 
(VREC)th, is almost insensitive to temperature fluctuations 
thanks to the mutual cancellations of M14 and M17 gate-source 
voltages and the negligible value of ID term compared to VASIC. 
The programmable resistive divider (R3 and R33) allows to 
adjust (VREC)th value from which we consider worth to enable 
the active path. In our case, when we choose to have R33=0𝛺 
and VASIC=2V, we obtain I17=35nA and (VREC)th≈2V. 
 When FlagShock becomes high, this consequently enables the 
VASIC Detector by forcing M20 conduction. The integrated 
resistances R1 and R2 enable the minimum VASIC to be selected, 
to ensure the self-operation of the chip. In our case, we fixed 
this minimum VASIC at 1.5V. When this condition is satisfied, 
FlagStart is set high thanks to a two stage comparator, which 
allows the transition from T1 to T2. 
B. Peak Detection 
 As soon as the system enters in T2, the PD is enabled in order 
to detect VREC extremum. The schematic of this peak detection 
block is illustrated in Fig.17. Since VREC is increasing, the 
current flowing through C0, 𝑖r, is positive. M31 is blocked 
while M32 acts as a current sink. The Common Source Stage 
(CSS) made of two transistors, M37 and M36 amplifies VPKIN to 
drive M31 and M32 gates. As VREC gets closer to its extremum 
(right before T3), the current 𝑖r gets closer to 0A. VG gets 
larger which progressively blocks M32 and starts M31 thanks to 
CSS feedback, while VPKIN tends to decrease. At the instant the 
current polarity changes, VG is set high. However,	V is not 
maintained constant, which implies a lagging between V 
maximum detection and 𝑖r zero crossing, as expressed by (24). 
 𝑖r = 0 → 𝜕 V𝜕𝑡 = 𝜕 V𝜕𝑡 < 0 (24) 
 Thus, there is an intrinsic delay between VG transition and 
VREC extremum. This delay, named 𝑡P, is inversely 
proportional to the gain of the CSS. The step on VG is amplified 
thanks to another CSS made of M40 and M41. The intrinsic 
angular lagging between the output signal of PD and VREC 
extremum 𝛥𝑡 is the sum of 𝑡P, 𝑡JGNQ, and 𝑡P@, which are 
respectively the delay induced by  K ≠ 0, the delay 
induced by the leakage currents in M31 and M32, and the delay 
induced by the two CSS. 
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Fig.17.  Peak detection schematic 
 In transistor-level simulations with both process variations 
(Montecarlo), temperatures going from -40°C to +120°C, and 
frequencies ranging from 30Hz to 200Hz, the maximum 
angular delay 𝛥𝜙 = 𝜔D𝛥𝑡 is 5.2 degrees. With this lagging, less 
than 1% of the energy is lost compared when 𝛥𝜙 = 0. This 
proves that the lagging induced by the peak detection block has, 
for our PEH, negligible impact on the extracted power. 
C. Dual Mode Comparator 
 In T3, the ZCD is enabled to detect the moment the voltage 
goes below 0𝑉. Figure 18 shows the transistor-level 
implementation of a Dual Mode Comparator (DMC) which is 
used in T3 as a ZCD. M2 and M4 constitute a differential pair 
allowing VREC to be compared with the ground voltage. Due to 
M1, when VREC is high, only ¼ of the bias current flows through 
M1 and M2. As VREC decreases (thanks to the charge transfer 
occurring between CP and L), the current in M2 is increased, 
which improves the detection accuracy. Furthermore, the circuit 
consumption is reduced when VREC is high, since it is only 
useful to increase the comparator performances when VREC gets 
close to 0V. VHYST is initially high, which creates an offset on 
the input of the comparator since the two resistances connected 
to M2 and M4 are not identical. The value of this offset should 
be below 0V in order to generate a hysteresis, but it should not 
be too low, in order not to waste too much energy. In our case, 
we fixed this offset to −14𝑚𝑉, by choosing the unit resistance R = 62𝑘𝛺 and the unit current I = 200𝑛𝐴. When VREC reaches −14𝑚𝑉, VHYST is set to 0𝑉 and the DMC sends a flag to the 
system indicating the transition from T3 to T4. 
 
Fig.18.  Dual Mode Comparator schematic 
 In T4, the DMC switches to its RCD configuration. As VHYST 
set low, there is no more a -14mV offset on the comparator 
input. In this phase, VREC is proportional to –IL, as N2 is turned 
on. Therefore, when IL decreases, VREC increases until it reaches 
0V. Then, T1 starts again: the DCM is disabled in order to avoid 
any unnecessary energy consumption, and only the SD is 
powered. 
D. Bias Generator 
 The bias generator schematic shown in Fig.19 is used 
between T2 and T4 in order to provide regulated biasing currents 
from 20nA to 200nA. M53, M55, M51 and M58 form a current 
PTAT generator. The current flowing in those transistors is 
fixed to 40nA thanks to Rbias. In order to start the bias, a starter 
made of M48, M47, and a MOS resistance (M44-M46) has been 
designed. When the enable signal ENbias is set high (in T2), 
VSTART is initially equal to VASIC. The current starting to flow 
through M48 is around 3µA, and will quickly lower the gate 
voltages of M51 and M58. This will force the conduction of M51, 
M58, and ensure the quick starting bias of M53 and M55. The 
current flowing through M53 is recopied in M47, which draws 
VSTART to the ground, disabling the start-up circuitry. In most 
case, the time to enter in steady-state is around a few µs, which 
is much shorter than T2. 
  
Fig.19.  Bias generator schematic 
E. P2 gate driver and maximum selection 
 A particular attention has been given to the gate driver of 
transistor P2, illustrated in Fig.20. P2ON is a digital signal 
generated by the event based wake up controller. When P2ON is 
high, the gate voltage of P2, VP2, is low (during T4). When P2ON 
is low, VP2 is high (during T1, T2, T3), and its value depends 
on P2GATELVL, a digital signal coming from the event based 
wake up controller that fixes the inverter chain’s supply 
voltage. When P2GATELVL is high, the gate voltage of P2 is set 
to VMAX (during T1 and T2) in order to block any current 
through P2. In T3, VP2 is set to VASIC instead of VMAX. Indeed, 
in the transition from T3 to T4, the transistor N1 is turned off, 
but we want to keep on providing a path for the inductance 
current, and avoid an important increase of LX-. Thus, since VP2 
is set to VASIC, LX- is clamped to VASIC+VT, and P2 is forced to 
conduct the current from the inductance to the storage 
capacitance even when there is a delay in P2ON signal. The 
output of the maximum selection block VMAX is given by VMAX 
= max (VSTORE, LX-, VASIC) and is generated thanks to M73-M76. 
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Fig.20.  P2 gate driver and maximum selection block schematics 
F. Energy Monitoring for Sensor 
 The Energy Monitoring block can be activated manually with 
a digital pin that can be connected to VASIC. The Energy 
Monitoring block is made of a comparator which sets high the 
signal LoadOK as soon as the voltage in the storage capacitance 
VSTORE is greater than 2.75V. When LoadOK is high, the energy 
is transferred from CSTORE to the sensor node, and consequently, 
VSTORE decreases. As soon as VSTORE gets below 2.25V, LoadOK 
is set to 0V, and the energy stops being transmitted to the 
sensor. The demonstration of this Energy Monitoring block is 
shown in the experimental part, in Fig.22. 
G. PCB and chip 
 Our chip was fabricated in CMOS 40nm triple-well 
technology including 10V devices, and occupies a 0.55mm2 
core area. Our PCB and chip micrograph are shown in Fig.21. 
 
Fig.21.  PCB and Chip micrograph 
VI. EXPERIMENTAL RESULTS 
A. Experimental setup 
 Experimentations have been conducted. In order to emulate 
both periodic and shock excitations, a MIDE piezoelectric 
generator (PPA1011) with a 5.67g mobile mass and a resonant 
frequency of 75.4 Hz has been placed on a shaker. The 
characteristics of the piezoelectric harvester have already been 
summarized in Table I. A PCB circuit has been designed in 
order to interface our ASIC and includes an off-chip inductance 
L of 0.13𝑐𝑚- and two capacitances CSTORE and CASIC, whose 
values are 2.2mH, 100µF, and 10µF, respectively. 
B. Experimental waveforms 
 Fig.22 shows both the voltage across the piezoelectric 
harvester and the storage capacitance when shocks are applied 
every second on the harvester. After the first three shocks, 
which are used to store enough energy in CASIC thanks to the 
cold start power path, the system operates autonomously in its 
optimized mode and the energy is stored in CSTORE. For test 
purposes, when VSTORE reaches 2.8V, the energy monitoring 
block intermittently connects a 1kΩ load resistance to emulate 
the power consumption of a sensor. In this setup and in steady-
state, 10 shocks are required to reach enough energy to power 
the emulated sensor. 
 
Fig.22.  Experimental waveforms of the piezoelectric harvester under shocks 
 If we take a closer look at these waveforms for one single 
shock, as illustrated in Fig.23, we observe that the voltage 
amplitude is decreasing as the mechanical energy is both 
harvested and dissipated due to friction, which is consistent 
with the theoretical part. 
 
Fig.23.  Experimental waveforms of the piezoelectric harvester under a single 
shock (zoom of Fig.22) 
 
Fig.24.  Experimental waveforms of the piezoelectric harvester for a few 
oscillations (zoom of Fig.23) 
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 If we zoom once again on a few oscillations, as shown in 
Fig.24, we observe the SECE voltage waveforms, which 
correspond to the theoretical ones in Fig.7. The PeakDETECT flag 
sent by the PD is sent accurately when VREC reaches its 
extremum value, as shown in Fig.24. 
C. Results and Discussions 
 The harvested power has been measured for various shock 
amplitudes and VSTORE. In order to experimentally determine 
the energy of each mechanical shocks 𝐸?@, we measured the first 
mechanical displacement extremum of the cantilever beam 𝑋BV, and calculated the energy contained in the shock using (7). 
To measure 𝐸GJG4, we applied 𝐸GJG4 = DC 𝐶7𝑉B?Ct?uD , with 𝑉Bk 
being the measured piezoelectric voltage right before the 𝑖KH 
energy harvesting event. In order to change VSTORE, we 
connected various values of resistance to the storage 
capacitance CSTORE then measured the voltage across the latter. 
We compared it to the harvested power using the SEH interface. 
The SEH interface has been implemented by the NVC followed 
by a diode (1N4148) in order to block reverse currents [24], and 
connected to the storage capacitance. 
 The measured harvested power under 70𝜇𝐽 shocks occurring 
every second are shown in Fig.25. We observe that the 
proposed shock-optimized SECE interface harvests 4.2x more 
maximum energy than the SEH interface. The harvested power 
of the SECE remains important and almost constant as long as 
the voltage across the storage capacitance VSTORE remains 
between 1V to 3V. This confirms the robustness of the SECE 
over the voltage range that should be used in order to power 
various sensor nodes. The extracted electrical energy 𝐸GJG4 has 
been measured and is in good agreement with the theoretical 
predictions given by (20), with less than 8% error. The 
differences between experimental results and analytical 
modelling are mainly due to the threshold  voltage 𝑉z{ required 
to start the self-operating SECE, as highlighted in Fig.8. The 
experimental electromechanical efficiency 𝜂GJG4KLMBG4H, 
electrical efficiency 𝜂GJG4, and end-to-end efficiency 𝜂G@P,KM,G@P = 𝜂GJG4KLMBG4H ∙ 𝜂GJG4 under the same 70𝜇𝐽 shocks 
are shown in Fig. 26. The maximum electrical efficiency 𝜂GJG4 
of our circuit under shock reaches 91% for a VSTORE equals to 2.38𝑉. 
 Fig.27 shows the harvested power under smaller shocks of 20𝜇𝐽. The maximum harvested power of our interface is still at 
least three times superior of the SEH’s one. We can observe that 
the gain of the SECE interface is a bit smaller. Indeed, as the 
voltage across the piezoelectric harvester gets smaller, the 
efficiency of our interface consequently decreases.  
 The FoM of our circuit, previously defined in [14, 25], is 
expressed by (25).  
 𝐹𝑜𝑀 = max 𝑃«¬­¬max	(𝑃«¬{)	 (25) 
 Our circuit FoM has been measured for various shocks 
energies, and is given in Fig.28. As the shocks happen every 
second, the harvested energy during a single shock 𝐸3KMLGP can 
be directly converted in power, using 𝑃«¬­¬ = 𝐸3KMLGP. We can 
observe that for all energy-range shocks, our circuit remains at 
least 2.5 times more efficient than the SEH interface. Under 70𝜇𝐽 shocks, our circuit is 4.2 times more efficient than the 
SEH, which corresponds to the maximum of our interface’s 𝐹𝑜𝑀«{®­¯. When the shock energy is increased, the 𝐹𝑜𝑀 starts 
decreasing. Indeed, while the SECE interface efficiency 
remains relatively constant, the SEH interface becomes more 
and more efficient as the shock energy is increased, because the 
diode threshold voltage and MOS V° become negligible 
compared to the voltage across the piezoelectric element. 
Furthermore, the fact it does not require any impedance 
matching circuit which would include additional losses make it 
even better.  
 Thanks to the sequencing of our circuit, the measured 
quiescent current in sleeping mode is 30nA@1.5V. This allows 
self-operation of our circuit with an input electrical power as 
low as 80nW, which is considerably lower than what can be 
found in previous art. This low quiescent current allows our 
circuit to maintain self-operation under very harsh conditions, 
i.e. under small shocks producing 8𝜇𝐽 of electrical energy 𝐸GJG4 
happening every 100 seconds, as shown in Fig.29. 
 We measured the efficiency of our circuit as a function of the 
available electrical power, as shown in Fig. 30. To realize these 
measurements, the shock energy 𝐸?@ has been fixed to 70𝜇𝐽, 
and VSTORE was around 2V. In order to obtain various electrical 
power, we adjusted the time between every shock from 1 
second to 375 seconds. When the time between every shock is 
approximately 370 seconds, the available electrical power is 
around 80nW, and the efficiency of our circuit tends to 0%. 
When the time between every shock gets close to 1s, the 
measured efficiency is around 90%, which is consistent with the 
results shown in Fig. 25 and Fig. 26 (when VSTORE = 2V). 
 
Fig.25.  Experimental and theoretical measurement of the harvested power 
using SECE and SEH under 70𝜇𝐽 shocks 
 
Fig.26.  Experimental measurement of the electromechanical, electrical and 
end-to-end efficiencies under 70𝜇𝐽 shocks 
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Fig.27.  Experimental measurement of the harvested power using SECE and 
SEH under 20𝜇𝐽 shocks 
 
Fig.28.  FoM of our circuit under various shock amplitudes 
 
Fig.29.  Theoretical self-operation limit of our circuit as a function of the 
extracted energies 𝐸GJG4  and time between every shock 𝛥𝑇3HM4Q .  
 
Fig.30.  Measured electrical-to-electrical efficiency of the proposed SECE 
interface as a function of the electrical power  
 We also measured the performances of our circuit under 
periodic excitations of 1g at 75.4Hz, as shown in Fig.31. 
 
Fig.31.  Experimental measurement of the harvested power using SECE and 
SEH under periodic excitation 
 Our circuit, even though it was not dedicated to harvest 
energy from periodic excitations, is still about three times more 
efficient than the SEH. Table II shows the comparison between 
our circuit and prior art. In comparison to previous work, our 
circuit exhibits a 1.6x FoM enhancement. The measured 
maximum electrical efficiency 𝜂GJG4 of our circuit is 94% under 
periodic excitation at 82µW which is the highest end-to-end 
efficiency compared to former works. Compared to other SECE 
interfaces, our circuit performances under periodic excitations 
are also the best. However, for periodic excitations, SSHI 
interface remains the most interesting interface, especially for 
lowly coupled and highly damped piezoelectric harvesters. 
TABLE II 
PERFORMANCES COMPARISON WITH PRIOR ART 
 
*Estimated from the data given in the paper 
VII. CONCLUSION 
 In this paper, we first explain the electromechanical model of 
a piezoelectric harvester under shock. We showed that the aim 
of the electrical interface, under shock excitations, is to harvest 
the energy from the mechanical resonator as quick as possible. 
We proposed a numerical comparison between different 
approaches to harvest energy from shock excitation, based on 
an energy balance modelling of the harvester. Coupled with our 
piezoelectric harvester, we showed that the SECE interface was 
the most appropriate one. Thereafter, thanks to the energy 
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balance analysis, we derived an analytical expression of the 
extracted electrical energy using SECE strategy. The proposed 
interface has then been detailed, both at system and transistor 
level. The proposed IC in 40nm technology allows to add 
harvesting functionalities within a microcontroller die. The 
dedicated sequencing allows to have a low quiescent current of 
around 30nA and to maximize the electrical efficiency, up to 
94% under periodic excitation. Compared to a SEH interface, 
the proposed interface harvests up to 420% more energy from 
shock excitations, which is, to the authors knowledges, the best 
shock FoM among state-of-the-art energy harvesting interfaces. 
ACKNOWLEDGMENTS 
 This research was, in part, funded by the French Inter-
ministerial Fund (FUI), through HEATec project, and by 
STMicroelectronics. 
REFERENCES 
[1] S. Kerzenmacher, J. Ducrée, R. Zengerle, and F. von Stetten, “Energy 
harvesting by implantable abiotically catalyzed glucose fuel cells,” 
Journal of Power Sources, vol. 182, no. 1, pp. 1–17, Jul. 2008. 
[2] J. Olivo, S. Carrara, and G. De Micheli, “Energy Harvesting and 
Remote Powering for Implantable Biosensors,” IEEE Sensors Journal, 
vol. 11, no. 7, pp. 1573–1586, Jul. 2011. 
[3] Z. Chen, M. K. Law, P. I. Mak, and R. P. Martins, “A Single-Chip 
Solar Energy Harvesting IC Using Integrated Photodiodes for 
Biomedical Implant Applications,” IEEE Transactions on Biomedical 
Circuits and Systems, vol. 11, no. 1, pp. 44–53, Feb. 2017. 
[4] P. S. Weng, H. Y. Tang, P. C. Ku, and L. H. Lu, “50 mV-Input 
Batteryless Boost Converter for Thermal Energy Harvesting,” IEEE 
Journal of Solid-State Circuits, vol. 48, no. 4, pp. 1031–1041, Apr. 
2013. 
[5] A. Capitaine, G. Pillonnet, T. Chailloux, A. Morel, and B. Allard, 
“Impact of switching of the electrical harvesting interface on microbial 
fuel cell losses,” in 2017 IEEE SENSORS, 2017, pp. 1–3. 
[6] E. E. Aktakka and K. Najafi, “A Micro Inertial Energy Harvesting 
Platform With Self-Supplied Power Management Circuit for 
Autonomous Wireless Sensor Nodes,” IEEE Journal of Solid-State 
Circuits, vol. 49, no. 9, pp. 2017–2029, Sep. 2014. 
[7] S. Roundy et al., “Improving power output for vibration-based energy 
scavengers,” IEEE Pervasive Computing, vol. 4, no. 1, pp. 28–36, Jan. 
2005. 
[8] C. Wei and X. Jing, “A comprehensive review on vibration energy 
harvesting: Modelling and realization,” Renewable and Sustainable 
Energy Reviews, vol. 74, pp. 1–18, Jul. 2017. 
[9] R. Calio, U. B. Rongala, D. Camboni, M. Milazzo, C. Stefanini, G. de 
Petris, and C. M. Oddo, “Piezoelectric energy harvesting solutions,” 
Sensors, vol. 14(3), pp. 4755-4790, 2014. 
[10] H. Liu, C. Lee, T. Kobayashi, C. J. Tay, and C. Quan, “Piezoelectric 
MEMS-based wideband energy harvesting systems using a frequency-
up-conversion cantilever stopper,” Sensors and Actuators A: Physical, 
vol. 186, pp. 242–248, Oct. 2012. 
[11] E. Lefeuvre, A. Badel, C. Richard, L. Petit, and D. Guyomar, “A 
comparison between several vibration-powered piezoelectric 
generators for standalone systems,” Sensors and Actuators A: 
Physical, vol. 126, no. 2, pp. 405–416, Feb. 2006. 
[12] P. Gasnier et al., “An Autonomous Piezoelectric Energy Harvesting 
IC Based on a Synchronous Multi-Shot Technique,” IEEE Journal of 
Solid-State Circuits, vol. 49, no. 7, pp. 1561–1570, Jul. 2014. 
[13] D. Kwon and G. A. Rincon-Mora, “A single-inductor 0.35 µm CMOS 
energy-investing piezoelectric harvester,” in 2013 IEEE International 
Solid-State Circuits Conference Digest of Technical Papers, 2013, pp. 
78–79. 
[14] D. A. Sanchez, J. Leicht, E. Jodka, E. Fazel, and Y. Manoli, “21.2 A 
4µW-to-1mW parallel-SSHI rectifier for piezoelectric energy 
harvesting of periodic and shock excitations with inductor sharing, 
cold start-up and up to 681% power extraction improvement,” in 2016 
IEEE International Solid-State Circuits Conference (ISSCC), 2016, 
pp. 366–367. 
[15] D. A. Sanchez, J. Leicht, F. Hagedorn, E. Jodka, E. Fazel, and Y. 
Manoli, “A parallel-SSHI rectifier for piezoelectric energy harvesting 
of periodic and shock excitations,” IEEE J. Solid-State Circuits, vol. 
5, no. 12, pp. 2867-2879, Dec. 2016. 
[16] L. Wu, X.-D. Do, S.-G. Lee, and D. S. Ha, “A self-powered and 
optimal SSHI circuit integrated with an active rectifier for 
piezoelectric energy harvesting,” IEEE, Trans. Circuits Syst. I. Reg. 
Papers, vol. 64, no. 3, pp. 537-549, Mar. 2017. 
[17] Z. Xu, Z. Yang, and J. Zu, “Impedance matching circuit for 
synchronous switch harvesting on inductor interface,” in 2015 IEEE 
International Conference on Mechatronics and Automation (ICMA), 
2015, pp. 341–345. 
[18] A. Morel, G. Pillonnet, and A. Badel, “Regenerative synchronous 
electrical charge extraction for highly coupled piezoelectric 
generators,” in 2017 IEEE 60th International Midwest Symposium on 
Circuits and Systems (MWSCAS), 2017, pp. 237–240. 
[19] A. Badel and E. Lefeuvre, “Nonlinear Conditioning Circuits for 
Piezoelectric Energy Harvesters”, in: E. Blokhina, A.E. Aroudi, E. 
Alarcon, D. Galayko (Eds.), Nonlinearity Energy Harvest. Syst., 
Springer International Publishing, pp. 321–359, 2016. 
[20] D. Guyomar and M. Lallart, “Recent Progress in Piezoelectric 
Conversion and Energy Harvesting Using Nonlinear Electronic 
Interfaces and Issues in Small Scale Implementation,” Micromachines, 
vol. 2, no. 2, pp. 274–294, Jun. 2011. 
[21] Y. C. Shu and I. C. Lien, “Efficiency of energy conversion for a 
piezoelectric power harvesting system,” J. Micromech. Microeng., vol. 
16, no. 11, p. 2429, 2006. 
[22] Y. K. Ramadass and A. P. Chandrakasan, “An Efficient Piezoelectric 
Energy Harvesting Interface Circuit Using a Bias-Flip Rectifier and 
Shared Inductor,” IEEE Journal of Solid-State Circuits, vol. 45, no. 1, 
pp. 189–204, Jan. 2010. 
[23] Y. Wu, A. Badel, F. Formosa, W. Liu, and A. Agbossou, “Self-
powered optimized synchronous electric charge extraction circuit for 
piezoelectric energy harvesting,” Journal of Intelligent Material 
Systems and Structures, vol. 25, no. 17, pp. 2165–2176, Nov. 2014. 
[24] T. Hehn et al., “A Fully Autonomous Integrated Interface Circuit for 
Piezoelectric Harvesters,” IEEE Journal of Solid-State Circuits, vol. 
47, no. 9, pp. 2185–2198, Sep. 2012. 
[25] A. Quelen, A. Morel, P. Gasnier, R. Grézaud, S. Monfray, and G. 
Pillonnet, “A 30nA quiescent 80nW-to-14mW power-range shock-
optimized SECE-based piezoelectric harvesting interface with 420% 
harvested-energy improvement,” in 2018 IEEE International Solid - 
State Circuits Conference - (ISSCC), 2018, pp. 150–152. 
[26] A. Badel, D. Guyomar, E. Lefeuvre, and C. Richard, “Efficiency 
Enhancement of a Piezoelectric Energy Harvesting Device in Pulsed 
Operation by Synchronous Charge Inversion,” Journal of Intelligent 
Material Systems and Structures, vol. 16, no. 10, pp. 889–901, Oct. 
2005. 
BIOGRAPHIES 
Adrien Morel was born in Valenciennes, France in 
1993. He received his electrical engineering degree from 
the National Institute of Applied Sciences of Lyon (INSA 
Lyon) and his M.Sc. degree in integrated systems from 
Lyon University, both in 2016. He is currently pursuing 
his Ph.D at CEA Leti in Grenoble, France. His research 
interests are focused on micro energy harvesting, 
multiphysics interactions, integrated power 
management, and ultra-low-power analog circuit design. 
 
Anthony Quelen was born in Saint Adresse, France, in 
1975. He received his Master degree in Electrical 
Engineering from University of Blois, France in 1999. 
From 2000 to 2005, he was involved in IC design 
development for audio applications in ON 
Semiconductor, Grenoble, France. From 2005 to 2014, 
he was technically responsible for ASIC design 
dedicated to power management for mobile phones in 
Maxim Integrated, Grenoble, France. In 2015, he joined 
CEA-Léti where he is in charge of analog IC design 
dedicated to integrated power supply and energy harvesting conditioning. His 
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 
 
 
14 
research focuses on sub-mW DC-DC converters and nW silicon-based voltage 
reference. 
 
Pierre Gasnier received its Dipl. Ing. degree in electrical 
and electronic engineering from Polytech’ Orleans, 
France in 2009; and its PhD degree from the University 
of Grenoble, France in 2014. From 2010 till 2013, he was 
working towards his PhD degree in the field of IC design 
and energy harvesting for Wireless Body Area Networks. 
Since 2013, he is with the CEA-LETI (System Division) 
as a research engineer. His research interests are 
mechanical energy harvesters and particularly vibration 
and flows, dedicated power management circuits and low-power electronics for 
Wireless Sensors Nodes.  
 
Romain Grézaud was born in Thonon, France, in 1987. 
He received the M.S. degree from the National Institute 
of Applied Sciences of Lyon INSA, France, in 2011. In 
2014, he received the Ph.D. degree in electrical 
engineering from the Grenoble Institute of Technology 
INPG, France. He is currently a research scientist at the 
CEA-LETI in the Micro and Nanotechnology Innovation 
Centre MINATEC, France. His research interests include 
energy harvesting, power conversion and monolithic 
integration. 
Stéphane Monfray received the M.Eng. degree in 
physics and the Postgraduate Diploma degree in mi- 
croelectronics in 1999 from the Institut national des 
sciences appliquées de Lyon (INSA Lyon), Villeur- 
banne, France, and the Ph.D. degree from the Univer- sité 
de Provence Aix-Marseille I, Marseille, France, in 2003. 
In 1999, he joined France Telecom R&D, where he was 
engaged in the development and characterization of the 
silicon-on-nothing technology in collaboration with ST 
Microelectronics, Grenoble, France. He is currently a 
Disruptive Devices Project Manager in the Advanced Devices Group at ST 
Microelectronics. He was involved in the research of advanced devices 
integration for nine years. He was also involved in several European projects 
(Nanocmos, Pullnano), and driving and managing collaborations with 
universities, research laboratories, and supervises Ph.D. dissertations. He is the 
author and coauthor of more than 32 publications in major conferences and 
journals, of more than 20 patents, of a book chapter. Dr. Monfray was the 
corecipient of the Paul Rappaport Award in 2000. He had multiple 
participations and paper presentations at the International Electron Device 
Meetings in 2001, 2002, 2004, and 2007.  
Adrien Badel graduated from Institut National des 
Sciences Appliquées de Lyon (INSA), Lyon, France, in 
electrical engineering in 2002 (MS degree). He prepared 
his Ph.D. at the Electrical Engineering and 
Ferroelectricity Laboratory of INSA Lyon, France. He 
received his Ph.D. degree in 2005 for his work on 
vibration control and energy harvesting. From November 
2005 to November 2007, he was a JSPS (Japanese 
Society for the Promotion of Science) postdoctoral 
fellow at the Institute of Fluid Science of Tohoku 
University, Sendai, Japan. He is now a full professor at the Laboratory 
of Systems and Materials for Mechatronics from the Université de Savoie, 
Annecy, France. His research interests include energy harvesting, vibration 
damping and piezoelectric actuators modeling and control.  
Gaël Pillonnet was born in Lyon, France, in 1981. He 
received his Master’s degree in Electrical Engineering 
from CPE Lyon, France, in 2004, a PhD and habilitation 
degrees from INSA Lyon, France in 2007 and 2016, 
respectively. Following an early experience as analog 
designer in STMicroelectronics in 2008, he joined the 
University of Lyon in the Electrical Engineering 
department. During the 2011-12 academic year, he held 
a visiting researcher position at the University of 
California at Berkeley. Since 2013, he has been a full-
time researcher at the CEA-LETI, a major French research institution. His 
research focuses on low-power electronics using heterogeneous devices 
including modeling, circuit design and control techniques. He has published 
more than 70 papers in his areas of interest.  
